# Computer Fundamentals 

6L for CST/NST 1A
Michaelmas 2010
MWF @ 10, Arts School "A"

## Aims \& Objectives

- This course aims to:
- give you a general understanding of how a computer works
- introduce you to assembly-level programming
- prepare you for future courses. . .
- At the end of the course you'll be able to:
- describe the fetch-execute cycle of a computer
- understand the different types of information which may be stored within a computer memory
- write a simple assembly language program


## Recommended Reading

- This course doesn't follow any particular book exactly, but any of the following are useful:
- Computer Organization \& Design (4th Ed), Patterson and Hennessy, Morgan Kaufmann 2008
- also used in CST Part 1B "Computer Design"
- Digital Design and Computer Architecture, Harris and Harris, Morgan Kaufmann 2007
- also used in CST Part 1A "Digital Electronics"
- Structured Computer Organization (5th Ed), Tannenbaum, Prentice-Hall 2005
- good general overview book; somewhat broader in scope, and somewhat simpler to digest than above


## Course Outline

- We'll cover the following topics:
- A Brief History of Computing
- Operation of a Simple Computer
-Input / Output
- MIPS Assembly Language
- This course is new this year, but derives from Part I of pre-2010 CST 1A "Operating Systems"
- This will help in finding egg. past exam questions
- Feel free to ask questions during the lecture
- or after it, or via email - see course web page


## A Chronology of Early Computing

- (several BC ): abacus used for counting
- 1614: logarithms discovered (John Napier)
- 1622: invention of the slide rule (Robert Bissaker)
- 1642: First mechanical digital calculator (Pascal)
- Charles Babbage (U. Cambridge) invents:
- 1812: "Difference Engine"
- 1833: "Analytical Engine"
- 1890: First electro-mechanical punched card dataprocessing machine (Hollerith)
- 1905: Vacuum tube/triode invented (De Forest)


## The War Years...

- 1935: the relay-based IBM 601 reaches 1 MPS.
- 1939: ABC - first electronic digital computer (Atanasoff \& Berry)
- 1941: Z3 - first programmable computer (Zuse)
- Jan 1943: the Harvard Mark I (Aiken)
- Dec 1943: Colossus built at 'Station X' - Bletchley Park
- 1945: ENIAC (Eckert \& Mauchley, U. Penn):
- 30 tons, 1000 square feet, 140 kW ,
- 18 K vacuum tubes, $20 \times 10$-digit accumulators,
- 100 KHz , circa 300 MPS .
- Used to calculate artillery firing tables.
- (1946) blinking lights for the media. . .
- But "programming" is via plug-board: tedious and slow


## The Von Neumann Architecture



- 1945: von Neumann drafts "EDVAC" report
- design for a stored-program machine
- Eckert \& Mauchley mistakenly unattributed


## Further Progress...

- 1947: "point contact" transistor invented (Shockley, Bardeen \& Brattain)
- 1949: EDSAC, the world's first stored-program computer (Wilkes \& Wheeler)
-3 K vacuum tubes, 300 square feet, 12 kW ,
- 500 KHz , circa 650 IRS, 225 MPS .
- 1024 17-bit words of memory in mercury ultrasonic delay lines - early DRAM ;-)
- 31 word "operating system" (!)
- 1954: TRADIC, first electronic computer without vacuum tubes (Bell Labs)


## The Silicon Age

- 1954: first silicon (junction) transistor (TI)
- 1959: first integrated circuit (Kilby \& Noyce, TI)
- 1964: IBM System/360, based on JCs.
- 1971: Intel 4004, first micro-processor (Ted Hoff):
- 2300 transistors, 60 KIPS.
- 1978: Intel 8086/8088 (used in IBM PC).
- 1980: first VLSI chip (> 100,000 transistors)
- Today: ~800M transistors, 45nm, ~3 GHz.


## Languages and Levels



- Computers programmable with variety of different languages.
- e.g. ML, java, C/C++, python, perl, FORTRAN, Pascal, . . .
- Can describe the operation of a computer at a number of different levels; however all levels are functionally equivalent
- Levels relate via either (a) translation, or (b) interpretation.


## Layered Virtual Machines

High-Level Language, e.g. ML
Compiled Language (egg. C++)

Assembly Language Programs Operating System Level

| Virtual Machine M5 (Language L5) |
| :---: |
| Virtual Machine M4 (Language L5) |
| Virtual Machine M3 (Language L3) |
| Virtual Machine M2 (Language L2) |
| Virtual Machine M1 (Language L1) |
| Software |
| "Actual" Machine M0 (Language L0) |

- Consider a set of machines M0, M1, . . . Mn:
- Machine Mi understands only machine language Li
- Levels 0, -1 covered in Digital Electronics, Physics,
- Level 2 will be covered in CST 1A Operating Systems
- This course focuses on levels 1 and 3
- NB: all levels useful; none "the truth".


## Digital Electronics in a Slide

- Take an electric circuit but treat "high" voltages as 1, and "low" voltages as 0
- Using transistors, can build logic gates
- Deterministic functions of inputs (1s and 0s)
- Circuit diagrams use symbols as short hand, e.g.

- Using feedback (outputs become inputs) we can build other stuff (latches, flip-flops, ...)
- Low-level circuit diagrams are not examinable


## A (Simple) Modern Computer



## A (Simple) Modern Computer



## Registers and the Register File

| ROO | 0x5A |
| :---: | :---: |
| R01 | 0x102034 |
| R02 | 0x2030ADCB |
| R03 | 0x0 |
| R04 | 0x0 |
| R05 | 0x2405 |
| $R 06$ | $0 \times 102038$ |
| R07 | 0×20 |


| R08 | 0xEA02D1F |
| :---: | :---: |
| R09 | 0x1001D |
| R10 | 0xFFFFFFFF |
| $R 11$ | 0x1020FC8 |
| $R 12$ | 0xFF0000 |
| R13 | 0x37B1CD |
| R14 | 0x1 |
| R15 | 0x20000000 |

- Computers all about operating on information:
- information arrives into memory from input devices
- memory is a large "byte array" which can hold anything we want
- Computer conceptually takes values from memory, performs whatever operations, and then stores results back
- In practice, CPU operates on registers:
- a register is an extremely fast piece of on-chip memory
- modern CPUs have between 8 and 128 registers, each 32/64 bits
- data values are loaded from memory into registers before operation
- result goes into register; eventually stored back to memory again.


## Memory Hierarchy



- Use cache between main memory \& registers to hide "slow" DRAM
- Cache made from faster SRAM: more expensive, and hence smaller.
- holds copy of subset of main memory.
- Split of instruction and data at cache level:
- "Harvard" architecture.
- Cache <-> CPU interface uses a custom bus.
- Today have ~8MB cache, ~4GB RAM.


## Static RAM (SRAM)



- Relatively fast (currently 5-20ns).
- This is the Digital Logic view:
- Some wires, some gates, and some "D-latches"


## Static RAM (SRAM)



- Relatively fast (currently 5 - 20ns).
- This is the Digital Logic view:
- Some wires, some gates, and some "D-latches"


## SRAM Reality

- Data held in cross-coupled inverters.

SRAM Cell (6T)

- One word line, two bit lines.
- To read:
- precharge both bit and $\overline{\text { bit, }}$, and then strobe word
- $\overline{\text { bit }}$ discharged if there was a 1 in the cell;
- bit discharged if there was a 0 .
- To write:
- precharge either bit (for " 1 ") or
 $\overline{\text { bit (for " } 0 \text { "), }}$
- strobe word.


## Dynamic RAM (DRAM)



- Use a single transistor to store a bit.
- Write: put value on bit lines, strobe word line.
- Read: pre-charge, strobe word line, amplify, latch.
- "Dynamic": refresh periodically to restore charge.
- Slower than SRAM: typically $50 \mathrm{~ns}-100 \mathrm{~ns}$.


## DRAM Decoding



- Two stage: row, then column.
- Usually share address pins: RAS \& CAS select decoder or mux.
- FPM, EDO, SDRAM faster for same row reads.


## The Fetch-Execute Cycle

Control Unit


- A special register called PC holds a memory address
- on reset, initialized to 0.
- Then:

1. Instruction fetched from memory address held in PC into instruction buffer (IB)
2. Control Unit determines what to do: decodes instruction
3. Execution Unit executes instruction
4. PC updated, and back to Step 1

- Continues pretty much forever...


## The Execution Unit



- The "calculator" part of the processor.
- Broken into parts (functional units), e.g.
- Arithmetic Logic Unit (ALU).
- Shifter/Rotator.
- Multiplier.
- Divider.
- Memory Access Unit (MAU).
- Branch Unit.
- Choice of functional unit determined by signals from control unit.


## Arithmetic Logic Unit (ALU)

An N-bit ALU


- Part of the execution unit.
- Inputs from register file; output to register file.
- Performs simple two-operand functions:
- $\mathrm{a}+\mathrm{b}$; $\mathrm{a}-\mathrm{b}$; a AND b; a OR b; etc
- Typically perform all possible functions; use function code to select (max) output.


## Number Representation

| $0000_{2}$ | $0_{16}$ | $0110_{2}$ | $6_{16}$ | $1100_{2}$ | $C_{16}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $0001_{2}$ | $1_{16}$ | $0111_{2}$ | $7_{16}$ | $1101_{2}$ | $D_{16}$ |
| $0010_{2}$ | $2_{16}$ | $1000_{2}$ | $8_{16}$ | $1110_{2}$ | $E_{16}$ |
| $0011_{2}$ | $3_{16}$ | $1001_{2}$ | $9_{16}$ | $1111_{2}$ | $F_{16}$ |
| $0100_{2}$ | $4_{16}$ | $1010_{2}$ | $A_{16}$ | $10000_{2}$ | $10_{16}$ |
| $0101_{2}$ | $5_{16}$ | $1011_{2}$ | $B_{16}$ | $10001_{2}$ | $11_{16}$ |

- $n$-bit register $b_{n-1} b_{n-2} \ldots b_{1} b_{0}$ can represent $2^{n}$ different values.
- Call $b_{n-1}$ the most significant bit (mst), $\mathrm{b}_{0}$ the least significant bit (lab).
- Unsigned numbers: val $=b_{n-1} 2^{n-1}+b_{n-2} 2^{n-2}+\cdots+b_{1} 2^{1}+b_{0} 2^{0}$
- egg. $1101_{2}=2^{3}+2^{2}+2^{0}=8+4+1=13$.
- Represents values from 0 to $2^{n-1}$ inclusive.
- For large numbers, binary is unwieldy: use hexadecimal (base 16 ).
- To convert, group bits into groups of 4, egg.
$-1111101010_{2}=0011|1110| 1010_{2}=3 \mathrm{EA}_{16}$.
- Often use "Ox" prefix to denote hex, egg. 0x107.
- Can use dot to separate large numbers into 16 -bit chunks, egg.
- 0x3FF.FFFF


## Signed Numbers

- What about signed numbers? Two main options:
- Sign \& magnitude:
- top (leftmost) bit flags if negative; remaining bits make value.
- e.g. byte $10011011_{2} \rightarrow-0011011_{2}=-27$.
- represents range $-\left(2^{n-1}-1\right)$ to $+\left(2^{n-1}-1\right)$...
- ... and the bonus value -0 (!)
- 2's complement:
- to get $-x$ from $x$, invert every bit and add 1.
- e.g. $+27=00011011_{2} \Rightarrow-27=\left(11100100_{2}+1\right)=11100101_{2}$.
- treat $1000 \ldots 000_{2}$ as $-2^{n-1}$
- represents range $-2^{n-1}$ to $+\left(2^{n-1}-1\right)$
- Note:
- in both cases, top-bit means "negative".
- both representations depend on $n$;
- In practice, all modern computers use 2's complement...


## Unsigned Arithmetic

- Unsigned addition (using 5-bit registers)

- Carry bits $\mathrm{C}_{0}\left(=\mathrm{C}_{\text {in }}\right), \mathrm{C}_{1}, \mathrm{C}_{2}, \ldots \mathrm{C}_{\mathrm{n}}\left(=\mathrm{C}_{\text {out }}\right)$
- usually refer to $C_{n}$ as $\mathbf{C}$, the carry flag
- In addition, if $\mathbf{C}$ is 1 , we got the wrong answer
- Unsigned subtraction: if $\mathbf{C}$ is 0 , we "borrowed"


| 0110 |  |
| ---: | ---: | ---: | ---: |
| 00111 | 7 |
| +10110 | -10 |
| 011101 | 29 |

Wrong!
(again by $2^{5}$ )

## Signed Arithmetic

- In signed arithmetic, $\mathbf{C}$ on its own is useless...
- Instead use overflow flag, $\mathbf{V}=\mathrm{C}_{\mathrm{n}} \oplus \mathrm{C}_{\mathrm{n}-1}$

- Negative flag $\mathbf{N}=\mathrm{C}_{\mathrm{n}-1}$ (i.e. msb) flips on overflow


## Arithmetic and Logical Instructions

| Mnemonic | $\mathrm{c} /$ Java Equivalent | Mnemonic | $\mathrm{c} /$ Java Equivalent |
| :--- | :--- | :--- | :--- |
| and $d \leftarrow a, b$ | $\mathrm{~d}=\mathrm{a} \& \mathrm{~b} ;$ | add $d \leftarrow a, b$ | $\mathrm{~d}=\mathrm{a}+\mathrm{b} ;$ |
| xor $d \leftarrow a, b$ | $\mathrm{~d}=\mathrm{a} \wedge \mathrm{b} ;$ | sub $d \leftarrow a, b \mathrm{~d}=\mathrm{a}-\mathrm{b} ;$ |  |
| orr $d \leftarrow a, b$ | $\mathrm{~d}=\mathrm{a} \mid \mathrm{b} ;$ | $\mathrm{rsb} d \leftarrow a, b$ | $\mathrm{~d}=\mathrm{b}-\mathrm{a} ;$ |
| $\mathrm{bis} d \leftarrow a, b$ | $\mathrm{~d}=\mathrm{a} \mid \mathrm{b} ;$ | sh1 $d \leftarrow a, b \mathrm{~d}=\mathrm{a} \ll \mathrm{b} ;$ |  |
| bic $d \leftarrow a, b$ | $\mathrm{~d}=\mathrm{a} \&(\sim \mathrm{~b}) ;$ | shr $d \leftarrow a, b \mathrm{~d}=\mathrm{a} \gg \mathrm{b} ;$ |  |

- Both $d$ and $a$ must be registers; $b$ can be a register or, in most machines, can also be a (small) constant
- Typically also have addc and subc, which handle carry or borrow (for multi-precision arithmetic), e.g.
add d0, a0, b0 // compute "7ow" part
addc d1, a1, b1 // compute "high" part
- May also get:
- Arithmetic shifts: asr and as1(?)
- Rotates: ror and ro1


## 1-bit ALU Implementation



- 8 possible functions:

1. $a$ AND $b, a$ AND $\bar{b}$
2. $a$ OR $b, a$ OR $b$
3. $a+b, a+b$ with carry
4. $a-b, a-b$ with borrow

- To make n-bit ALU bit, connect together (use carry-lookahead on adders)


## Conditional Execution

- Seen C,N,V flags; now add Z (zero), logical NOR of all bits in output.
- Can predicate execution based on (some combination) of flags, e.g.

```
subs d, a, b // compute d = a - b
beq proc1 // if equa1, goto proc1
br proc2 // otherwise goto proc2
```

- Java equivalent approximately:
if (a==b) proc1() else proc2();
- On most computers, mainly limited to branches; but on ARM (and IA64), everything conditional, e.g.

$$
\begin{aligned}
& \text { sub d, a, b // compute d=a-b } \\
& \text { moveq d, \#5 // if equal, d = 5; } \\
& \text { movne d, \#7 // otherwise d=7; }
\end{aligned}
$$

- Java equivalent: d = (a==b) ? 5 : 7;
- "Silent" versions useful when don't really want result, e.g. teq, cmp


## Condition Codes

|  | Suffix | Meaning | Flags |
| :---: | :---: | :---: | :---: |
|  | EQ, Z | Equal, zero | $\mathrm{Z}==1$ |
| Used to compare unsigned numbers (recall C==0 means we borrowed) | NE, NZ | Not equal, non-zero | $\mathrm{Z}==0$ |
|  | MI | Negative | $\mathrm{N}==1$ |
|  | PL | Positive (incl. zero) | $\mathrm{N}=0$ |
|  | CS, HS | Carry, higher or same | $C==1$ |
|  | CC, LO | No carry, lower | $C=0$ |
|  | HI | Higher | $C==1 \& \& Z==0$ |
|  | LS | Lower or same | $\mathrm{C}==0\| \| \mathrm{Z}==1$ |
| Used to compare signed numbers (note must check both $\mathbf{N}$ and $\mathbf{V}$ ) | VS | Overflow | $\mathrm{V}==1$ |
|  | VC | No overflow | $\mathrm{V}==0$ |
|  | GE | Greater than or equal | $\mathrm{N}==\mathrm{V}$ |
|  | GT | Greater than | $\mathrm{N}==\mathrm{V} \& \& \mathrm{Z}==0$ |
|  | LT | Less than | N ! = V |
|  | LE | Less than or equal | $\mathrm{N}!=\mathrm{V}\| \| \mathrm{Z}==1$ |

## Loads and Stores

- Have variable sized values, e.g. bytes (8-bits), words (16-bits), longwords (32-bits) and quadwords (64-bits).
- Load or store instructions usually have a suffix to determine the size, e.g. 'b' for byte, 'w' for word, 'l' for longword.
- When storing > 1 byte, have two main options: big endian and little endian; e.g. storing 0xDEADBEEF into memory at address 0x4

Big Endian

| 00 | 01 | 02 | 03 |
| :--- | :--- | :--- | :--- |
| $E F$ | $B E$ | $A D$ | $D E$ |
|  |  |  |  |

Little Endian

| 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: |
| $D E$ | $A D$ | $B E$ | $E F$ |
|  |  |  |  |

Big Endian

|  |
| :--- |

Little Endian

- If read back a byte from address $0 \times 4$, get 0xDE if big-endian, or 0xEF if little-endian.
- If you always load and store things of the same size, things are fine.
- Today have x86 little-endian; Sparc big-endian; Mips \& ARM either.
- Annoying. . . and burns a considerable number of CPU cycles on a daily basis. . .


## Accessing Memory

- To load/store values need the address in memory.
- Most modern machines are byte addressed: consider memory a big array of $2^{A}$ bytes, where $A$ is the number of address lines in the bus.
- Lots of things considered "memory" via address decoder, e.g.

- Typically devices decode only a subset of low address lines, e.g.

| Device | Size | Data | Decodes |
| :--- | :--- | :--- | :--- |
| ROM | 1024 bytes | 32-bit | A [2:9] |
| RAM | 16384 bytes | 32-bit | A $2: 13]$ |
| UART | 256 bytes | 8 -bit | A[0:7] |

## Addressing Modes

- An addressing mode tells the computer where the data for an instruction is to come from.
- Get a wide variety, e.g.
- Register: add r1, r2, r3
- Immediate: add r1, r2, \#25
- PC Relative: beq $0 \times 20$
- Register Indirect: 1dr r1, [r2]
- " + Displacement: str r1, [r2, \#8]
- Indexed: mov1 r1, (r2, r3)
- Absolute/Direct: mov1 r1, \$0xF1EA0130
- Memory Indirect: add1 r1, (\$0xF1EA0130)
- Most modern machines are load/store $\Rightarrow$ only support first five:
- allow at most one memory ref per instruction
- (there are very good reasons for this)
- Note that CPU generally doesn't care what is being held within the memory - up to programmer to interpret whether data is an integer, a pixel or a few characters in a novel...


## Representing Text

- Two main standards:

1. ASCII: 7-bit code holding (English) letters, numbers, punctuation and a few other characters.
2. Unicode: 16-bit code supporting practically all international alphabets and symbols.

- ASCII default on many operating systems, and on the early Internet (e.g. e-mail).
- Unicode becoming more popular (especially UTF-8!)
- In both cases, represent in memory as either strings or arrays: e.g. "Pub Time!" in ACSII:



## Floating Point

- In many cases need very large or very small numbers
- Use idea of "scientific notation", e.g. $\mathrm{n}=m \times 10^{e}$
- $m$ is called the mantissa
$-e$ is called the exponent.
e.g. $C=3.01 \times 10^{8} \mathrm{~m} / \mathrm{s}$.
- For computers, use binary i.e. $\mathrm{n}=m \times 2^{e}$, where $m$ includes a "binary point".
- Both $m$ and $e$ can be positive or negative; typically
- sign of mantissa given by an additional sign bit, $s$
- exponent is stored in a biased (excess) format
$\Rightarrow$ use $\mathrm{n}=(-1)^{s} m \times 2^{e-b}$, where $0<=m<2$, and $b$ is the bias
- e.g. with a 4-bit mantissa and a 3-bit bias-3 exponent, you can represent positive range $\left[0.001_{2} \times 2^{-3}, 1.111_{2} \times 2^{4}\right]$
$=[(1 / 8)(1 / 8),(15 / 8)(16)]=[1 / 64,30]$


## IEEE Floating Point

- To avoid redundancy, in practice modern computers use IEEE floating point with normalised mantissa $m=1 . x x \ldots x_{2}$
$\Rightarrow n=(-1)^{s}\left((1+m) \times 2^{e-b}\right)$
- Both single precision ( 32 bits) and double precision (64 bits)

- IEEE fp reserves $\boldsymbol{e}=0$ and $\boldsymbol{e}=\mathrm{max}$ :
- $\pm 0$ (!): both $e$ and $m$ zero.
- $\pm \infty$ : $\quad e=\max , m$ zero.
- VaNs: $\quad e=\max , m$ non-zero.
- denorms: $e=0, m$ non-zero
- Normal positive range [ $2^{-126}, \sim 2^{128}$ ] for single, or [2-1022, $\left.\sim 2^{1024}\right]$ for double precision.
- NB: still only $2{ }^{32} / 2^{64}$ values - just spread out.


## Data Structures

- Records / structures: each field stored as an offset from a base address
- Variable size structures: explicitly store addresses (pointers) inside structure, egg.
datatype rec $=$ node of int * int * rec | leaf of int;
val example = node (4, 5, node (6, 7, leaf(8)));
- Imagine example is stored at address $0 \times 1000$ :



## Instruction Encoding

- An instruction comprises:
a. an opcode: specifies what to do.
b. zero or more operands: where to get values
- Old machines (and x86) use variable length encoding for low code density; most other modern machines use fixed length encoding for simplicity, e.g. ARM ALU instructions:

and r13, r13, \#255

| 1110 | 00 | 1 | 0000 | 0 | 1101 | 1101 | 000011111111 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

bic r03, r03, r02

| 1110 | 00 | 0 | 1110 | 0 | 0011 | 0011 | 000000000010 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

cmp r01, r02

| 1110 | 00 | 0 | 1010 | 1 | 0001 | 0000 | 000000000010 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Fetch-Execute Cycle Revisited

Control Unit


1. CU fetches \& decodes instruction and generates (a) control signals and (b) operand information.
2. In EU, control signals select functional unit ("instruction class") and operation.
3. If ALU, then read 1-2 registers, perform op, and (probably) write back result.
4. If BU, test condition and (maybe) add value to PC.
5. If MAU, generate address ("addressing mode") and use bus to read/write value.
6. Repeat ad infinitum

## A (Simple) Modern Computer



## Input/Output Devices

- Devices connected to processor via a bus (e.g. PCI)
- Includes a wide range:
- Mouse,
- Keyboard,
- Graphics Card,
- Sound card,
- Floppy drive,
- Hard-Disk,
- CD-Rom,
- Network card,
- Printer,
- Modem
- etc.
- Often two or more stages involved (e.g. USB, IDE, SCSI, RS-232, Centronics, etc.)


## UARTs



- UART = Universal Asynchronous Receiver/Transmitter:
- stores 1 or more bytes internally
- converts parallel to serial
- outputs according to RS-232
- Various baud rates (e.g. 1,200-115,200)
- Slow and simple. . . and very useful.
- Make up "serial ports" on PC
- Max throughput 14.4KBytes; variants up to 56K (for modems).


## Hard Disks

- Whirling bits of (magnetized) metal. . .
- Bit like a double-sided record player: but rotates 3,600-12,000 times a minute ;-)
- To read/write data:
- move arms to cylinder
- wait for sector
- activate head
- Today capacities are around ~500 GBytes (=500 $\times 2^{30}$ bytes)



## Graphics Cards



- Essentially some RAM (framebuffer) and some digital-to-analogue circuitry (RAMDAC) - latter only required for CRTs
- (Today usually also have powerful GPU for 3D)
- Framebuffer holds 2-D array of pixels: picture elements.
- Various resolutions ( $640 \times 480,1280 \times 1024$, etc) and color depths: 8 -bit (LUT), 16-bit (RGB=555), 24-bit (RGB=888), 32-bit (RGBA=888)
- Memory requirement $=x \times y \times$ depth
- e.g. 1280x1024 @ 32bpp needs 5,120KB for screen
- => full-screen 50 Hz video requires $250 \mathrm{MBytes} / \mathrm{s}$ (or 2Gbit/s!)


## Buses



- Bus = a collection of shared communication wires:
$\checkmark$ low cost
$\checkmark$ versatile / extensible
x potential bottle-neck
- Typically comprises address lines, data lines and control lines
- and of course power/ground
- Operates in a master-slave manner, e.g.

1. master decides to e.g. read some data
2. master puts address onto bus and asserts 'read'
3. slave reads address from bus and retrieves data
4. slave puts data onto bus
5. master reads data from bus

## Bus Hierarchy



- In practice, have lots of different buses with different characteristics e.g. data width, max \#devices, max length.
- Most buses are synchronous (share clock signal).


## Synchronous Buses



Figure shows a read transaction which requires three bus cycles

1. CPU puts addr onto address lines and, after settle, asserts control lines.
2. Device (e.g. memory) fetches data from address.
3. Device puts data on data lines, CPU latches value and then finally deasserts control lines.

- If device not fast enough, can insert wait states
- Faster clock/longer bus can give bus skew


## Asynchronous Buses



- Asynchronous buses have no shared clock; instead use handshaking, e.g.
- CPU puts address onto address lines and, after settle, asserts control lines
- next, CPU asserts /SYN to say everything ready
- once memory notices /SYN, it fetches data from address and puts it onto bus
- memory then asserts /ACK to say data is ready
- CPU latches data, then deasserts /SYN
- finally, Memory deasserts /ACK
- More handshaking if multiplex address \& data lines


## Interrupts

- Bus reads and writes are transaction based: CPU requests something and waits until it happens.
- But e.g. reading a block of data from a hard-disk takes $\sim 2 \mathrm{~ms}$, which might be over 10,000,000 clock cycles!
- Interrupts provide a way to decouple CPU requests from device responses.

1. CPU uses bus to make a request (e.g. writes some special values to addresses decoded by some device).
2. Device goes off to get info.
3. Meanwhile CPU continues doing other stuff.
4. When device finally has information, raises an interrupt.
5. CPU uses bus to read info from device.

- When interrupt occurs, CPU vectors to handler, then resumes using special instruction, e.g.



## Interrupts (2)

- Interrupt lines ( $\sim 4-8$ ) are part of the bus.
- Often only 1 or 2 pins on chip $\Rightarrow$ need to encode.
- e.g. ISA \& x86:


1. Device asserts IRX
2. PIC asserts INT
3. When CPU can interrupt, strobes INTA
4. PIC sends interrupt number on D [0:7]
5. CPU uses number to index into a table in memory which holds the addresses of handlers for each interrupt.
6. CPU saves registers and jumps to handler

## Direct Memory Access (DMA)

- Interrupts are good, but even better is a device which can read and write processor memory directly.
- A generic DMA "command" might include
- source address
- source increment / decrement / do nothing
- sink address
- sink increment / decrement / do nothing
- transfer size
- Get one interrupt at end of data transfer
- DMA channels may be provided by devices themselves:
- e.g. a disk controller
- pass disk address, memory address and size
- give instruction to read or write
- Also get "stand-alone" programmable DMA controllers.


## Computer Organization: Summary

- Computers made up of four main parts:

1. Processor (including register file, control unit and execution unit - with ALU, memory access unit, branch unit, etc),
2. Memory (caches, RAM, ROM),
3. Devices (disks, graphics cards, etc.), and
4. Buses (interrupts, DMA).

- Information represented in all sorts of formats:
- signed \& unsigned integers,
- strings,
- floating point,
- data structures,
- instructions.
- Can (hopefully) understand all of these at some level, but gets pretty complex...
- Next up: bare bones programming with MIPS assembly...


## What is MIPS?

- A Reduced Instruction Set Computer (RISC) microprocessor:
- Developed at Stanford in the 1980s [Hennessy]
- Designed to be fast and simple
- Originally 32-bit; today also get 64-bit versions
- Primarily used in embedded systems (e.g. routers, TiVo's, PSPs...)
- First was R2000 (1985); later R3000, R4000, ...
- Also used by big-iron SGI machines (R1x000)


## MIPS Instructions

- MIPS has 3 instruction formats:
- R-type - register operands
- I-type - immediate operands
- J-type - jump operands
- All instructions are 1 word long ( 32 bits)
- Examples of R-type instructions:

| add | $\$ 8, \$ 1, \$ 2$ |
| :--- | :--- |
| sub | $\$ 12, \$ 6, \$ 3$ |
| and | $\$ 1, \$ 2, \$ 3$ |
| or | $\$ 1, \$ 2, \$ 3$ |

- Register 0 ( $\$ 0$ ) always contains zero

| add | $\$ 8, \$ 0, \$ 0$ | $\# \$ 8$ | $<=0$ |
| :--- | :--- | :--- | :--- |
| add | $\$ 8$, | $\$ 1, \$ 0$ | $\# \$ 8$ |

## R-Type Instructions

- These take three register operands (\$0 .. \$31)
- R-type instructions have six fixed-width fields:

|  | 2625 | 1615 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opcode | Rs | Rt | Rd | shamt | funct |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

opcode basic operation of the instruction
Rs the first register source operand
Rt the second register source operand
Rd: the register destination operand; gets result of the operation
shamt shift amount ( 0 if not shift instruction)
funct This field selects the specific variant of the operation and is sometimes called the function code; e.g. for opcode 0 , if (funct $==32$ ) $=>$ add ; if (funct $==34$ ) $=>$ sub

## I-Type Instructions

| 2625 |  | 1615 |  |
| :---: | :---: | :---: | :---: |
| opcode | Rs | Rt |  |
| 6 bits | 5 bits | 5 bits | 16 bits |

- I = Immediate
- Value is encoded in instruction \& available directly
- MIPS allows 16 -bit values (only 12-bits on ARM)
- Useful for loading constants, e.g:
- 1 i \$7, 12 \# load constant 12 into reg7
- This is a big win in practice since $>50 \%$ of arithmetic instructions involve constants!
- MIPS supports several immediate mode instructions: opcode determines which one...


## Immediate Addressing on MIPS

- or, and, xor and add instructions have immediate forms which take an "i" suffix, e.g:
ori \$8, \$0, 0x123 \# puts 0x00000123 into r8
ori \$9, \$0, -6 \# puts 0x0000fffa into r9
addi $\$ 10, \$ 0,0 \times 123$ \# puts $0 \times 00000123$ into r10
addi \$11, \$0, -6 \# puts 0xfffffffa into r11
\# (note sign extension...)
- lui instruction loads upper 16 bits with a constant and sets the least-significant 16 bits to zero
lui \$8, 0xabcd \# puts 0xabcd0000 into r8
ori \$8, \$0, 0x123 \# sets just low 16 bits
\# result: r8 = 0xabcd0123
- li pseudo-instruction (see later) generates lui/ori or ori code sequence as needed...


## J-Type Instruction

- Last instruction format: Jump-type (J-Type)
31

6 bits
26 bits

- Only used by unconditional jumps, e.g.
j dest_addr \# jump to (target<<2)
- Cannot directly jump more than $2^{26}$ instructions away (see later...)
- Branches use I-type, not J-type, since must specify 2 registers to compare, e.g. beq $\$ 1, \$ 2$, dest $\#$ goto dest iff $\$ 1==\$ 2$


## Big Picture

$$
x=a-b+c-d ;
$$

$$
\text { sub } \quad \$ 10, \$ 4, \$ 5
$$

$$
\text { sub } \quad \$ 11, \$ 6, \$ 7
$$

$$
\text { add } \quad \$ 12, \$ 10, \$ 11
$$

| 0 | 4 | 5 | 10 | 0 | 34 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 | 7 | 11 | 0 | 34 |
| 0 | 10 | 11 | 12 | 0 | 32 |

00000000100001010101000000100010

High level Language


Assembly
Language


Machine Code 00000000110001110101100000100010 00000001010010110110000000100000

## MIPS Register Names

- Registers are used for specific purposes, by convention
- For example, registers 4, 5, 6 and 7 are used as parameters or arguments for subroutines (see later)
- Can be specified as $\$ 4, \$ 5, \$ 6$, $\$ 7$ or as $\$ \mathrm{a} 0, \$ \mathrm{a} 1, \$ \mathrm{a} 2$ and $\$ \mathrm{a} 3$
- Other examples:

| \$zero | \$0 | zero |
| :---: | :---: | :---: |
| \$at | \$1 | assembler temporary |
| \$v0, \$v1 | \$2, \$3 | expression eval \& result |
| \$t0... \$t7 | \$8...\$15 | temporary registers |
| \$s0... \$s7 | \$16... \$23 | saved temporaries |
| \$t8, \$t9 | \$24, \$25 | temporary |
| \$k0, \$k1 | \$26, \$27 | kernel temporaries |
| \$gp | \$28 | global pointer |
| \$sp | \$29 | stack pointer |
| \$fp | \$30 | frame pointer |
| \$ra | \$31 | return address |

## Our first program: Hello World!



- Comments (after "\#") to aid readability
- Assembly language 5-20x line count of high level languages
- (And empirical wisdom is that development time strongly related to number of lines of code...)


## Assembler Directives

- On previous slide saw various things that weren't assembly code instructions: labels and directives
- These are here to assist assembler to do its job ...
- ... but do not necessarily produce results in memory
- Examples:
main:
str:
.text
.data
.ascii str
.asciiz str
.word n1, n2
.half n1,n2
.byte n1,n2
.space n
.align m
tell assembler where program starts user-friendly[er] way to refer to a memory address
tells assembler that following is part of code area following is part of data area insert ASCII string into next few bytes of memory ...as above, but add null byte at end reserve space for words and store values $\mathrm{n} 1, \mathrm{n} 2$ etc. in them reserve space for halfwords and store values $\mathrm{n} 1, \mathrm{n} 2$ in them reserve space for bytes and store values $\mathrm{n} 1, \mathrm{n} 2$ in them reserve space for $n$ bytes align the next datum on $2^{m}$ byte boundary, e.g. .align 2 aligns on word boundary


## Pseudo Instructions

- Assemblers can also support other things that look like assembly instructions... but aren't!
- These are called pseudo-instructions and are there to make life easier for the programmer
- Can be built from other actual instructions
- Some examples are:

Pseudo Instruction
move \$1,\$2
1i \$1, 678
1a \$8, 6(\$1)
1a \$8, 1abe1
b 1abe1
beq $\$ 8,66$, 7abe 1

> Translated to
> add \$1, \$0, \$2
> ori \$1, \$0, 678
> addi \$8, \$1, 6
> 7ui \$1, 1abe1[31:16]
> ori \$8, \$1, 1abe1[15:0]
> bgez \$0, \$0, 1abe1
> ori \$1, \$0, 66
> beq \$1, \$8, 1abe1

## Accessing Memory (Loads \& Stores)

- Can load bytes, half-words, or words

1b \$a0,c(\$s1) \# load byte; \$a0 = Mem[\$s1+c]
1h \$a0,c(\$s1) \# load half-word [16 bits]
1w \$a0,c(\$s1) \# load word [32 bits]

- gets data from memory and puts into a register
- c is a [small] constant; can omit if zero
- Same for stores using sb, sh, and sw
- 7w, sw etc are l-type instructions:
- destination register (\$a0), source register (\$s1), and 16 -bit immediate value (constant $c$ )
- However assembler also allows 7w/sw (and 1a) to be pseudo-instructions e.g.

7w \$a0, addr ---> lui $\$ 1$, addr $[31: 16]$

## Control Flow Instructions

Assembly language has very few control structures...

- Branch instructions: if <cond> then goto <label>

| S | \$s0, | \# if \$s0==0 |  |
| :---: | :---: | :---: | :---: |
| z \$ | \$s0, labe1 | \# if \$s0!=0 | goto labe1 |
| bge \$ | \$s0, \$s1, 1abe1 | \# if \$s0>=\$s1 | goto 1abe1 |
| ble \$ | \$s0, \$s1, 7abe1 | \# if \$s0<=\$s1 | goto 1abe1 |
| $t$ \$ | \$s0, \$s1, 1abe1 | \# if \$s0<\$s1 | goto labe1 |
| q \$ | \$s0, \$s1, 7abe1 | \# if \$s0==\$s1 | goto 1abe1 |
| gez | \$s0, \$s1, labe1 | \# if \$s0>=0 | goto labe |

- Jump instructions: (unconditional goto):

$$
\begin{array}{ll}
\text { j labe1 } & \text { \# goto instruction at "1abe1:" } \\
\text { jr } \$ \mathrm{la0} & \text { \# goto instruction at Memory[\$a0] }
\end{array}
$$

- We can build while-loops, for-loops, repeat-until loops, and if-then-else constructs from these...


## if-then-else

if (\$t0==\$t1) then /*blockA */ else /* blockB */
beq \$t0, \$t1, blockA \# if equal goto A j blockB \# ... else goto в
blockA:
... instructions of blockA ...
j exit
blockB:
... instructions of blockB ...
exit:
... next part of program ...

## repeat-until

## repeat ... until \$t0 > \$t1

... initialize \$t0, e.g. to 0 ...

## 10op:

... instructions of loop ...
add \$t0, \$t0, 1 \# increment \$t0
ble \$t0, \$t1, loop \# if <= \$t1, loop

- Other loop structures (for-loops, while-loops, etc) can be constructed similarly


## Jump Instructions

- Recall J-Type instructions have 6-bit opcode and 26-bit target address
- in \#instructions (words), so effectively $2^{28}$ bits
- Assembler converts very distant conditional branches into inverse-branch and jump, e.g.
beq \$2, \$3, very_far_7abe1
/* next instruction */
- ... is converted to:
bne \$2, \$3, L1; \# continue j very_far_labe1; \# branch far LI:
/*next instruction */


## Indirect Jumps

- Sometimes we need to jump (or branch) more than $2^{28}$ bytes - can use indirect jump via register

$$
\begin{array}{ll}
\text { jr } \$ \mathrm{t1} & \text { \# transfer control to } \\
& \# \text { memory address in } \$ \text { ti }
\end{array}
$$

- Can also use to build a jump table
- e.g. suppose we want to branch to different locations depending on the value held in $\$ \mathrm{aO}$
.data
jab: .word 11, 12, 13, 14, 15, 16
.text
main: ... instructions setting \$a0, etc ...
lw
jr
\$t7 , jtab (\$a0) $\quad \begin{aligned} & \text { \# load address } \\ & \#\end{aligned}$
11: ... instructions ...
12: ... instructions ...
13: ... instructions ... (and so on...)


## The Spim Simulator

- "1/25 th the performance at none of the cost"
- Simulates a MIPS-based machine with some basic virtual hardware (console)
- Installation

1. From the Patterson \& Hennesey textbook CD
2. From the internet
http://www.cs.wisc.edu/~larus/spim.html

- Versions for Windows, Mac and Linux


## PC Spim

## reset "machine", load asm programs, run them, etc




## Using SPIM

- Combines an assembler, a simulator and BIOS
- Assembly language program prepared in your favourite way as a text file
- Label your first instruction as main, e.g. main: add \$5, \$3, \$4 \# comment
- Read program into SPIM which will assemble it and may indicate assembly errors (1 at a time!)
- Execute your program (e.g. hit F5)
- Results output to window which simulates console (or by inspection of registers)
- Let's look at an example...


## SPIM System Calls

- As you'll have noticed, SPIM allows us to use special code sequences, e.g.
$1 i$ \$a0, 10 \# load argument $\$ a 0=10$
1i \$v0, 1 \# call code to print integer
syscall \# print \$a0
- will print out " 10 " on the console
- The sysca11 instruction does various things depending on the value of $\$ v 0$
- this is very similar to how things work in a modern PC or Mac BIOS, albeit somewhat simpler
- (We'll see why these are called "system calls" later on in the course...)


## SPIM System Call Codes

| Procedure | code \$v0 | argument |
| :--- | :---: | ---: |
| print int | 1 | \$a0 contains number |
| print float | 2 | $\$ f 12$ contains number |
| print double | 3 | $\$$ f12 contains number |
| print string | 4 | \$a0 address of string |
| read int | 5 | res returned in \$v0 |
| read float | 6 | res returned in \$f0 |
| read double | 7 | res returned in $\$ \mathrm{f0}$ |
| read string | 8 | \$a0 buffer, \$a1 length |
| exit program | 10 | $/ *$ none */ |

## Example: Print numbers 1 to 10

.data
new7n: .asciiz " $\backslash n$ "
.text
.g1ob1 main
main:
1i \$s0, 1
$1 i$ \$s1, 10
1oop:
move \$a0, \$s0
$1 i$ \$v0, 1
syscal1
1i \$v0, 4
1a \$a0, new7n
sysca11
addi \$s0, \$s0, 1
b1e \$s0, \$s1, loop
$1 i \$ v 0,10$
syscal1
\# \$s0 = 1oop counter
\# \$s1 = upper bound of 1oop
\# print loop counter \$s0
\# syscal1 for print string
\# load address of string
\# increase counter by 1
\# if (\$s0<=\$s1) goto loop
\# exit

## Example: Increase array elems by 5

.text
.glob1 main main:

1a \$t0, Aaddr
1w \$t1, 1en
s11 \$t1, \$t1, 2
add \$t1, \$t1, \$t0 loop:

1w \$t2, 0(\$t0)
addi \$t2, \$t2, 5
sw \$t2, 0(\$t0)
addi \$t0, \$t0, 4
bne \$t0, \$t1, 10op
$\# \$$ t0 $=$ pointer to array $A$
$\# \$$ t1 $=1$ ength (of array $A)$
$\# \$+1=4 * 1$ ength
$\# \$$ t1 $=\operatorname{address}(A)+4 * 1$ ength
\# \$t2 = A[i]
\# \$t2 = \$t2 + 5
\# $\mathrm{A}[\mathrm{i}]=\$ \mathrm{t} 2$
\# $\mathbf{j}=\mathrm{i}+1$
\# if \$t0<\$t1 goto 1oop
\# ... exit here ...
.data
Aaddr: .word $0,2,1,4,5$ \# array with 5 elements 1en: .word 5

## Procedures

- Long assembly programs get very unwieldy!
- Procedures or subroutines (similar to methods or functions) allow us to structure programs
- Makes use of a new J-type instruction, ja1:
- jal addr \# jump-and-1ink
- stores (current address + 4) into register \$ra
- jumps to address addr
- jr \$ra
- we've seen this before - an indirect jump
- after a jal, this will return back to the main code


## Example Using Procedures

.data
newline:.asciiz " $\backslash n$ "
.text print_eol:

1i \$vo, 4
1a \$a0, newline
syscal1
jr \$ra
print_int:
1i \$v0, 1
syscal1
jr \$ra
main:
1i \$s0, 1
1i \$s1, 10
loop: move \$a0, \$s0
jal print_int
jal print_eo1
addi \$s0, \$s0, 1
ble \$s0, \$s1, loop
\# procedure to print "\n"
\# load system call code
\# load string to print
\# perform system cal1
\# return
\# prints integer in \$a0
\# load system call code
\# perform system cal1
\# return
\# \$s0 = loop counter
\# \$s1 = upper bound
\# print loop counter
\#
\# print " $\backslash$ " "
\# increment loop counter
\# continue unless $\$ \mathrm{~s} 0>\$$ s1

## Non-leaf Procedures

- Procedures are great, but what if have procedures invoking procedures?
procA: ... instructions to do stuff procA does ...
1i \$a0, 25 \# prep to cal1 procB
jal procB \# \$ra = next address
jr \$ra \# return to caller
brocB: ... instructions to do stuff procB does . jr \$ra \# return to caller


## Infinite Loop!

main:
1i \$a0, 10 \# prep to call procA
ja7 procA \# \$ra = next address
... rest of program ...

## The Stack

- Problem was that there's only one \$ra!
- generally need to worry about other regs too
- We can solve this by saving the contents of registers in memory before doing procedure
- Restore values from memory before return
- The stack is a way of organizing data in memory which is ideally suited for this purpose
- Has so-called last-in-first-out (LIFO) semantics
- push items onto the stack, pop items back off
- Think of a pile of paper on a desk
- "pushing" an item is adding a piece of paper
- "popping" is removing it
- size of pile grows and shrinks over time


## The Stack in Practice

- Register \$sp holds address of top of stack
- In SPIM this is initialized to 0x7FFF.EFFC
- A "push" stores data, and decrements \$sp
- A "pop" reads back data, and increments \$sp
\# \$a0 holds 0xFEE
\# 'push' \$a0
sub \$sp, \$sp,4
sw \$a0, $0(\$ s p)$
\# 'pop' \$a0
$7 w \$ a 0,0(\$ s p)$
add \$sp, \$sp, 4

| \$sp 8 (\$sp) | 0xEACD0000 | Higher Addresses |
| :---: | :---: | :---: |
| $4(\$ s p)$ | 0x00000001 | - |
| - $0(\$ s p)$ | 0x20003CFC |  |
| -4 (\$sp) | 0x00000FEE | $\square$ |
| -8(\$sp) |  | V |
| -12 (\$sp) |  | Lower |

- We use the stack for parameter passing, storing return addresses, and saving and restoring other registers


## Fibonacci... in assembly!

$$
\begin{aligned}
& \mathrm{fib}(0)=0 \\
& \mathrm{fib}(1)=1 \\
& \mathrm{fib}(\mathrm{n})=\mathrm{fib}(\mathrm{n}-1)+\mathrm{fib}(\mathrm{n}-2) \\
& \\
& 0,1,1,2,3,5,8,13,21, \ldots
\end{aligned}
$$

```
li $a0, 10
jal fib
move $s0, $v0
```

```
# call fib(10)
```


# call fib(10)

# 

# 

# \$s0 = fib(10)

```
# $s0 = fib(10)
```

fib is a recursive procedure with one argument \$a0 need to store argument \$a0, temporary register \$s0 for intermediate results, and return address \$ra

## Fibonacci: core procedure

| fib: | sub \$sp,\$sp,12 | \# save registers on stack |
| :---: | :---: | :---: |
|  | sw \$a0, 0 (\$sp) | \# save \$a0 = n |
|  | sw \$s0, 4(\$sp) | \# save \$s0 |
|  | sw \$ra, 8(\$sp) | \# save return address \$ra |
|  | bgt \$a0,1, gen | \# if n>1 then goto generic case |
|  | move \$v0,\$a0 | \# output $=$ input if $\mathrm{n}=0$ or $\mathrm{n}=1$ |
|  | j rreg | \# goto restore registers |
| gen: | sub \$a0,\$a0,1 | \# param $=\mathrm{n}-1$ |
|  | jal fib | \# compute fib(n-1) |
|  | move \$s0,\$v0 | \# save fib(n-1) |
|  | sub \$a0,\$a0,1 | \# set param to $\mathrm{n}-2$ |
|  | jal fib | \# and make recursive call |
|  | add \$v0, \$v0, \$s0 | \# \$v0 = fib $(\mathrm{n}-2)+\mathrm{fib}(\mathrm{n}-1)$ |
| rreg: | 7w \$a0, 0(\$sp) | \# restore registers from stack |
|  | 7w \$s0, 4(\$sp) | \# |
|  | 7w \$ra, 8(\$sp) | \# |
|  | add \$sp, \$sp, 12 | \# decrease the stack size |
|  | jr \$ra |  |

## Optional Assembly Ticks

- Tick 0: download SPIM (some version) and assemble + run the hello world program
- Tick 1: write an assembly program which takes an array of 10 values and swaps the values (so e.g. A[0]:= A[9], A[1]:= A[8], ... A[9]:= A[0])
- Tick 2: write an assembly program which reads in any 10 values from the keyboard, and prints them out lowest to highest
- Tick 3 (*hard*): write an optimized version of the Fibonacci code presented here. You may wish do custom stack frame management for the base cases, and investigate tail-recursion.
- see what Fibonacci number you can compute in 5 minutes with the original and optimized versions

